招贤纳士
您的位置: 首页 > 加入我们 > 招贤纳士

天津智芯半导体

苏州研发中心诚邀优秀的您


一、Analog高级工程师

Job Responsibilities:

  • Design innovative analog and mixed-signal integrated circuits;

  • Select/create circuit architectures based on practical experience and knowledge of current circuit literature;

  • Analyze and explain circuit behavior and limitations;

  • Implement rigorous simulation test-benches to verify circuit performance;

  • Incorporate test and tuning controls;

  • Participate in critical peer reviews;

  • Clearly document all circuit details;

  • Guide, implement and review IC layouts;

  • Work with a cross functional design team of analog and digital designers from a wide variety of backgrounds.

Qualifications:

  • MSEE with minimum of 5 years, or BSEE with minimum of 8 years experiences in Analog related fields;

  • Experience in designing at least two of the following key functions: Clock and Data Recovery, PLLs, Bandgaps, CMP, ADC/DAC, DC-DC/LDO, FRO/IRC/OSC. I/O;

  • Experience with tools for schematic entry, IC layout and SPICE simulation;

  • Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture;

  • Experience with TCL, perl, C, python, MATLAB, or other scripting languages;

  • Good English writing&read skills.


二、DFT高级工程师

Job Responsibilities:

  • Solid knowledge on DFT design, including JTAG, IEEE1500, MBIST and ATPG;

  • Basic knowledge of ASIC/SOC design flow, including coding, simulation, verification, synthesis and STA;

  • Familiar with TetraMAX , DFT Compiler tool;

  • Verilog coding experience;

  • Perl, TCL, Makefile coding experience;

  • Good English read&write skill and team work;

  • Fast learning and hard working.

Qualifications:

  • MSEE with minimum of 6 years/or BSEE with minimum of 8 years experiences in digital ASIC/SOC design verification; 

  • Design for Test (DFT) RTL design and coding quality (CDC/LEDA) improvement;

  • Implement basic DFT schemes, including scan insertion, boundary scan, Mem BIST,DRC clean, ATPG and pattern simulation;

  • Develop the high coverage and cost effective test patterns;

  • Support synthesis owner to fix DFT related netlist issues;

  • Support other teams for DFT related problems (such as ATE patterns debug);

  • Participate in SoC level DFT architecture definition;

  • Work with architect and designer to develop test plan;

  • It is a must that the candidate has one or more of the following experience/knowledge,sush as ARM/8051 architecture,AMBA(AXI/AHB/APB)bus,USB(3.0/2.0/1.1;HSIC/host/device/OTG)system,NAND Flash host controller/BCH/double-date-rate interface, PCI-E-PCI bus,low power desing,clock generation and control,SD/eMMC host controller,SATA/SAS,Legacy IPs(SPI/SMBUS/ACPI/LPC/GPIO),General connectivity IPs (I2S/I2C/UART), Ethernet, JTAG, etc.


三、RTL验证高级工程师

Job Responsibilities:

  • Your responsibilities will be related to SoC & IP verification of MCU system;

  • You will be responsible for Developing Test Bench with, but not limited to, System Verilog, UVM;

  • Develop and implement Verification Plan, test cases and functional coverage/assertion based on IP features, (e.g. methodologies/framework, bus functional models, regression tests);

  • Build Verification Environment using script Make file/Perl/Python.

Qualifications:

  • Bachelors or master’s degree in EE, CE or CS, or equivalent, with 5+ years of digital verification experience;

  • Good experience on Building Test bench on IP or System level with System Verilog and UVM is required;

  • Experience of SoC verification is required;

  • Very good understanding on Verilog, System Verilog, Verification Methodology;

  • Good communication skills, strong interpersonal skills and the flexibility;

  • Good understanding on AMBA is required.

Experience in following will be a plus:

  • Good understanding of ARM based IP or SoC designs and system architecture;

  • Knowledge of IoT or Security areas;

  • Rich background on UVM;

  • Experience on AMBA VIP;

  • Experience on RTL design of security IP;

  • Experience on SoC level verification, C/C++ .


四、SoC布局高级工程师

Job Responsibilities:

  • Backend Implementation (RTL to GDS): constraints definition, logic/physical synthesis, clock tree analysis, floor-planning, power planning, CTS, place and route, STA, signal integrity, timing closure, formal verification;

  • Running Digital Backend/Mixed Signal Design Flow using Cadence or Synopsis tool suites;

  • Chip tape-outs on advanced technology nodes (below 65nm).

Qualifications:

  • At least 8 years of relevant experience;

  • Deep knowledge and experience in constraints definition, logic/physical synthesis, clock tree analysis, floor-planning, power planning, CTS, place and route, STA, signal integrity, timing closure, formal verification;

  • Strong experience with Cadence or Synopsys tool suites (preferably both);

  • Experience with multiple chip tape-outs on advanced technology nodes (below 22nm);

  • Scripting experience;

  • At least M.Sc. degree in Electronics Engineering;

  • Experience leading a team is a big plus;

  • Fluent English.


五、硬件工程师

Job Responsibilities:

  • Under the application development team of chip company, responsible for hardware design related to MCU products;

  • Responsible for the design of the Validation Board of MCU chip;

  • Responsible for the Evaluation Board design of MCU chip;

  • Design Reference Design for specific applications in automotive electronics;

  • Provide hardware design technical support for key customers;

  • A certain proportion of out-of-town business trips and on-site customer support requirements.

Qualifications:

  • Bachelor degree or above in electronics related field, with at least 5 years of hardware development experience;

  • Proficient in Altuim Designer software and layout, as well as Pads, OrCAD, Allegro and other software;

  • Familiar with MCU peripheral circuit analog circuit, power circuit and other hardware design;

  • Strong hardware design and analysis capabilities;

  • Experience in multiple actual mass production projects, experience in automotive electronics project development is preferred;

  • I am rigorous, responsible, strong in execution and autonomy, good at communication, and have high team spirit.


六、Window软件工程师

Job Responsibilities:

  • Under the software team of the chip company, responsible for the development of tools related to chip application;

  • Responsible for the development of Flash tools for chip writing, including r&d and production line use;

  • Responsible for software development of JTAG related tools;

  • Responsible for the development of automation test software;

  • If interested, can be responsible for certain embedded software development.

Qualifications:

  • Major in computer science, bachelor degree or above;

  • At lest 2-3 years or above C++ and C# development experience;

  • Proficient in C++ language and class library, with a deep understanding of object-oriented programming ideas;

  • Proficient in multithreading and asynchronous technology;

  • Familiar with Windows driver programming, JTAG or USB development experience is preferred;

  • Proficient in VS development tools, Git and other source code management tools.


七、嵌入式SDK软件工程师(汽车电子)

Job Responsibilities:

  • Responsible for the development or verification of the underlying driver software (SDK) of self-developed MCU chips;

  • Development of software and related algorithm schemes of MCU product line, such as CAN/LIN protocol stack, Autosar software, motor control software, Matlab algorithm, etc.;

  • Responsible for RTOS and Autosar software maintenance and customer support;

  • Automobile application software development for specific customer needs;

  • A certain proportion of out-of-town business trips and on-site customer support requirements.

Qualifications:

  • Bachelor degree or above, master degree preferred, 5-10 years experience;

  • Working experience in automotive electronics;

  • Have certain embedded system development experience, and have a deep understanding of software engineering and development process;

  • Good C/C++ language skills and good code style;

  • Familiar with one or several of the following skills is preferred: CAN/LIN communication protocol, Bootloader, RTOS, Autosar, etc.;

  • Good team spirit.


八、系统应用工程师(汽车电子)

Job Responsibilities:

  • Responsible for the system application and reference scheme development in the field of automotive electronics, such as body control, light control, door and window control, seat control, etc.;

  • Development of software and related algorithm schemes of MCU product line, such as CAN/LIN protocol stack, Autosar software, motor control software, Matlab algorithm, etc.;

  • Develop and test software for fault diagnosis, network management and network communication according to projects and requirements;

  • Provide MCU product technology customer support, and customer technical solution development support;

  • A certain proportion of out-of-town business trips and on-site customer support requirements.

Qualifications:

  • Bachelor degree or above, master degree preferred, 5-10 years of working experience;

  • Working experience in automotive electronics;

  • Have some experience in embedded system development;

  • Familiar with one or several of the following skills is preferred: CAN/LIN communication protocol, body control system, embedded software and hardware development, Bootloader, RTOS, Autosar, Matlab, etc.;

  • Good team spirit.



如果您或朋友对岗位有兴趣,您可将简历发至:

我们的官方邮箱:info@zhixin-semi.com

我们的工作地点:苏州市姑苏区苏站路1588号A幢2006


如果暂时没有合适您的岗位,您也可以先关注我们的微信公众号:

我们的微信公众号:ZHIXIN-SEMI

首页 关于我们 新闻资讯 加入我们 联系我们
智芯二维码
  • 电话:+86 512 65008818

  • 邮箱:info@zhixin-semi.com

  • 智芯半导体 版权所有

  • 地址:中国.苏州市姑苏区苏站路1588号苏州世界贸易中心